Authors:
- A comprehensive study of Network-on-Chip architectures for multi-core chips
- Analysis of complex interplay between various design evaluation metrics
- Detailed look at both macro- and micro-architectural design issues
- Innovative solutions for increased reliability and process variability tolerance
Part of the book series: Lecture Notes in Electrical Engineering (LNEE, volume 45)
Buy it now
Buying options
Tax calculation will be finalised at checkout
Other ways to access
This is a preview of subscription content, log in via an institution to check for access.
Table of contents (11 chapters)
-
Front Matter
-
MICRO-Architectural Exploration
-
Front Matter
-
-
MACRO-Architectural Exploration
-
Front Matter
-
-
Back Matter
About this book
Authors and Affiliations
-
Dept. Electrical & Computer Engineering, University of Cyprus, Nicosia, Cyprus
Chrysostomos Nicopoulos
-
Dept. Computer Science & Engineering, Pennsylvania State University, University Park, U.S.A.
Vijaykrishnan Narayanan, Chita R. Das
Bibliographic Information
Book Title: Network-on-Chip Architectures
Book Subtitle: A Holistic Design Exploration
Authors: Chrysostomos Nicopoulos, Vijaykrishnan Narayanan, Chita R. Das
Series Title: Lecture Notes in Electrical Engineering
DOI: https://doi.org/10.1007/978-90-481-3031-3
Publisher: Springer Dordrecht
eBook Packages: Engineering, Engineering (R0)
Copyright Information: Springer Science+Business Media B.V. 2010
Hardcover ISBN: 978-90-481-3030-6Published: 07 October 2009
Softcover ISBN: 978-94-007-3049-6Published: 14 March 2012
eBook ISBN: 978-90-481-3031-3Published: 18 September 2009
Series ISSN: 1876-1100
Series E-ISSN: 1876-1119
Edition Number: 1
Number of Pages: XXII, 223