Skip to main content
  • Conference proceedings
  • © 2011

Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation

21st International Workshop, PATMOS 2011, Madrid, Spain, September 26-29, 2011, Proceedings

  • Up-to-date results
  • Fast track conference proceedings
  • State-of-the-art report

Part of the book series: Lecture Notes in Computer Science (LNCS, volume 6951)

Part of the book sub series: Theoretical Computer Science and General Issues (LNTCS)

Conference series link(s): PATMOS: International Workshop on Power and Timing Modeling, Optimization and Simulation

Conference proceedings info: PATMOS 2011.

Buy it now

Buying options

eBook USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Other ways to access

This is a preview of subscription content, log in via an institution to check for access.

Table of contents (34 papers)

  1. Front Matter

  2. A Quick Method for Energy Optimized Gate Sizing of Digital Circuits

    • Mustafa Aktan, Dursun Baran, Vojin G. Oklobdzija
    Pages 1-10
  3. Power Profiling-Guided Floorplanner for Thermal Optimization in 3D Multiprocessor Architectures

    • Ignacio Arnaldo, José L. Risco-Martín, José L. Ayala, J. Ignacio Hidalgo
    Pages 11-21
  4. A System Level Approach to Multi-core Thermal Sensors Calibration

    • Andrea Bartolini, MohammadSadegh Sadri, Francesco Beneventi, Matteo Cacciari, Andrea Tilli, Luca Benini
    Pages 22-31
  5. Improving the Robustness of Self-timed SRAM to Variable Vdds

    • Abdullah Baz, Delong Shang, Fei Xia, Alex Yakovlev, Alex Bystrov
    Pages 32-42
  6. Architecture Extensions for Efficient Management of Scratch-Pad Memory

    • José V. Busquets-Mataix, Carlos Catalá, Antonio Martí-Campoy
    Pages 43-52
  7. Pass Transistor Operation Modeling for Nanoscale Technologies

    • Panagiotis Chaourani, Ilias Pappas, Spiros Nikolaidis, Abdoul Rjoub
    Pages 53-62
  8. Timing Modeling of Flipflops Considering Aging Effects

    • Ning Chen, Bing Li, Ulf Schlichtmann
    Pages 63-72
  9. Ultra Compact Non-volatile Flip-Flop for Low Power Digital Circuits Based on Hybrid CMOS/Magnetic Technology

    • Gregory Di Pendina, Kholdoun Torki, Guillaume Prenat, Yoann Guillemenet, Lionel Torres
    Pages 83-91
  10. Performance-Driven Clustering of Asynchronous Circuits

    • Georgios D. Dimou, Peter A. Beerel, Andrew M. Lines
    Pages 92-101
  11. Power/Performance Exploration of Single-core and Multi-core Processor Approaches for Biomedical Signal Processing

    • Ahmed Yasir Dogan, David Atienza, Andreas Burg, Igor Loi, Luca Benini
    Pages 102-111
  12. Agent-Based Thermal Management Using Real-Time I/O Communication Relocation for 3D Many-Cores

    • Thomas Ebi, Holm Rauchfuss, Andreas Herkersdorf, Jörg Henkel
    Pages 112-121
  13. Energy Estimator for Weather Forecasts Dynamic Power Management of Wireless Sensor Networks

    • Nicolas Ferry, Sylvain Ducloyer, Nathalie Julien, Dominique Jutel
    Pages 122-132
  14. Self-reference Scrubber for TMR Systems Based on Xilinx Virtex FPGAs

    • Ignacio Herrera-Alzu, Marisa López-Vallejo
    Pages 133-142
  15. NBTI Mitigation by Giving Random Scan-in Vectors during Standby Mode

    • Toshihiro Kameda, Hiroaki Konoura, Yukio Mitsuyama, Masanori Hashimoto, Takao Onoye
    Pages 152-161
  16. An On-Chip All-Digital PV-Monitoring Architecture for Digital IPs

    • Hossein Karimiyan, Andrea Calimera, Alberto Macii, Enrico Macii, Massimo Poncino
    Pages 162-172
  17. Chip Level Statistical Leakage Power Estimation Using Generalized Extreme Value Distribution

    • Alireza Khosropour, Hossein Aghababa, Ali Afzali-Kusha, Behjat Forouzandeh
    Pages 173-179
  18. Using Silent Writes in Low-Power Traffic-Aware ECC

    • Mostafa Kishani, Amirali Baniasadi, Hossein Pedram
    Pages 180-192

Other Volumes

  1. Integrated Circuit and System Design. Power and Timing Modeling, Optimization, and Simulation

About this book

This book constitutes the refereed proceedings of the 21st International Conference on Integrated Circuit and System Design, PATMOS 2011, held in Madrid, Spain, in September 2011. The 34 revised full papers presented were carefully reviewed and selected from numerous submissions. The paper feature emerging challenges in methodologies and tools for the design of upcoming generations of integrated circuits and systems and focus especially on timing, performance and power consumption as well as architectural aspects with particular emphasis on modeling, design, characterization, analysis and optimization.

Editors and Affiliations

  • Universidad Complutense de Madrid, Spain

    José L. Ayala, Manuel Prieto

  • Universidad de Cantabria, Santander, Spain

    Braulio García-Cámara

  • Università di Bologna, Italy

    Martino Ruggiero

  • TIMA Laboratory, Grenoble, France

    Gilles Sicard

Bibliographic Information

Buy it now

Buying options

eBook USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Other ways to access