Skip to main content
SpringerLink
Log in
Book cover

Processor Architecture

From Dataflow to Superscalar and Beyond

  • Book
  • © 1999

Overview

Authors:
  1. Jurij Šilc

    1. Computer Systems Department, Jožef Stefan Institute, Ljubljana, Slovenia

    View author publications

    You can also search for this author in PubMed   Google Scholar

  2. Borut Robič

    1. Faculty of Computer and Information Science, University of Ljubljana, Ljubljana, Slovenia

    View author publications

    You can also search for this author in PubMed   Google Scholar

  3. Theo Ungerer

    1. Department of Computer Design and Fault Tolerance, University of Karsruhe, Karlsruhe, Germany

    View author publications

    You can also search for this author in PubMed   Google Scholar

  • The book describes all processor architecture technologies The authors also provide application-oriented methods for the development of new processors

  • Includes supplementary material: sn.pub/extras

This is a preview of subscription content, log in via an institution to check access.

Access this book

Log in via an institution
eBook USD 79.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book USD 99.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Other ways to access

Licence this eBook for your library

Institutional subscriptions

Table of contents (7 chapters)

  1. Front Matter

    Pages I-XXII
    Download chapter PDF

  2. Basic Pipelining and Simple RISC Processors

    • Jurij Šilc, Borut Robič, Theo Ungerer
    Pages 1-54

  3. Dataflow Processors

    • Jurij Šilc, Borut Robič, Theo Ungerer
    Pages 55-97

  4. CISC Processors

    • Jurij Šilc, Borut Robič, Theo Ungerer
    Pages 99-122

  5. Multiple-Issue Processors

    • Jurij Šilc, Borut Robič, Theo Ungerer
    Pages 123-219

  6. Future Processors to use Fine-Grain Parallelism

    • Jurij Šilc, Borut Robič, Theo Ungerer
    Pages 221-245

  7. Future Processors to use Coarse-Grain Parallelism

    • Jurij Šilc, Borut Robič, Theo Ungerer
    Pages 247-298

  8. Processor-in-Memory, Reconfigurable, and Asynchronous Processors

    • Jurij Šilc, Borut Robič, Theo Ungerer
    Pages 299-333

  9. Back Matter

    Pages 335-391
    Download chapter PDF
Back to top

Keywords

About this book

Today's microprocessors are the powerful descendants of the von Neumann 1 computer dating back to a memo of Burks, Goldstine, and von Neumann of 1946. The so-called von Neumann architecture is characterized by a se­ quential control flow resulting in a sequential instruction stream. A program counter addresses the next instruction if the preceding instruction is not a control instruction such as, e. g. , jump, branch, subprogram call or return. An instruction is coded in an instruction format of fixed or variable length, where the opcode is followed by one or more operands that can be data, addresses of data, or the address of an instruction in the case of a control instruction. The opcode defines the types of operands. Code and data are stored in a common storage that is linear, addressed in units of memory words (bytes, words, etc. ). The overwhelming design criterion of the von Neumann computer was the minimization of hardware and especially of storage. The most simple implementation of a von Neumann computer is characterized by a microar­ chitecture that defines a closely coupled control and arithmetic logic unit (ALU), a storage unit, and an I/O unit, all connected by a single connection unit. The instruction fetch by the control unit alternates with operand fetches and result stores for the AL U.

Authors and Affiliations

  • Computer Systems Department, Jožef Stefan Institute, Ljubljana, Slovenia

    Jurij Šilc

  • Faculty of Computer and Information Science, University of Ljubljana, Ljubljana, Slovenia

    Borut Robič

  • Department of Computer Design and Fault Tolerance, University of Karsruhe, Karlsruhe, Germany

    Theo Ungerer

Bibliographic Information

  • Book Title: Processor Architecture

  • Book Subtitle: From Dataflow to Superscalar and Beyond

  • Authors: Jurij Šilc, Borut Robič, Theo Ungerer

  • DOI: https://doi.org/10.1007/978-3-642-58589-0

  • Publisher: Springer Berlin, Heidelberg

  • eBook Packages: Springer Book Archive

  • Copyright Information: Springer-Verlag Berlin Heidelberg 1999

  • Softcover ISBN: 978-3-540-64798-0Published: 08 June 1999

  • eBook ISBN: 978-3-642-58589-0Published: 06 December 2012

  • Edition Number: 1

  • Number of Pages: XXII, 389

  • Number of Illustrations: 14 b/w illustrations

  • Topics: Processor Architectures, Architecture, general

Publish with us

Policies and ethics

Back to top

Search

Navigation