Skip to main content
SpringerLink
Log in
Book cover
  • Conference proceedings
  • © 2000

High Performance Computing - HiPC 2000

7th International Conference Bangalore, India, December 17-20, 2000 Proceedings

Editors:

  1. Mateo Valero

    1. DAC-UPC,Computer Architecture Department, Technical University of Catalonia, Barcelona, Spain

    View editor publications

    You can also search for this editor in PubMed   Google Scholar

  2. Viktor K. Prasanna

    1. Department of EE-Systems Computer Engineering Division, University of Southern California, Los Angeles, USA

    View editor publications

    You can also search for this editor in PubMed   Google Scholar

  3. Sriram Vajapeyam

    1. Indian Institute of Science, Bangalore, India

    View editor publications

    You can also search for this editor in PubMed   Google Scholar

Part of the book series: Lecture Notes in Computer Science (LNCS, volume 1970)

Sections

Buy it now

eBook USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Other ways to access

This is a preview of subscription content, log in via an institution to check for access.

Table of contents (51 papers)

  1. Front Matter

    Pages I-XVIII
    PDF

  2. System Software

    2. Dynamic Slicing of Concurrent Programs

      • D. Goswami, R. Mall
      Pages 15-26

    3. An Efficient Run-Time Scheme for Exploiting Parallelism on Multiprocessor Systems

      • Tsung-Chuan Huang1, Po-Hsueh Hsu, Chi-Fan Wu
      Pages 27-36

    4. Characterization and Enhancement of Static Mapping Heuristics for Heterogeneous Systems

      • Praveen Holenarsipur, Vladimir Yarmolenko, Jose Duato, D. K. Panda, P. Sadayappan
      Pages 37-48

  3. Algorithms

    2. Reducing False Causality in Causal Message Ordering

      • Pranav Gambhire, Ajay D. Kshemkalyani
      Pages 61-72

    4. Evaluation of the Optimal Causal Message Ordering Algorithm

      • Pranav Gambhire, Ajay D. Kshemkalyani
      Pages 83-95

    5. Register Efficient Mergesorting

      • Abhiram Ranade, Sonal Kothari, Raghavendra Udupa
      Pages 96-106

  4. High-Performance Middleware

    1. Applying Patterns to Improve the Performance of Fault Tolerant CORBA

      • Balachandran Natarajan, Aniruddha Gokhale, Shalini Yajnik, Douglas C. Schmidt
      Pages 107-120

    3. Analyzing the Behavior of Event Dispatching Systems through Simulation

      • Giovanni Bricconi, Elisabetta Di Nitto, Alfonso Fuggetta, Emma Tracanella
      Pages 131-140

    4. ParAgent: A Domain-Specific Semi-automatic Parallelization Tool

      • S. Mitra, S. C. Kothari, J. Cho, A. Krishnaswamy
      Pages 141-148

    5. Practical Experiences with Java Compilation

      • Todd Smith, Suresh Srinivas, Philipp Tomsich, Jinpyo Park
      Pages 149-157

  5. Applications

    1. Performance Prediction and Analysis of Parallel Out-of-Core Matrix Factorization

      • Eddy Caron, Dominique Lazure, Gil Utard
      Pages 161-172

    2. Integration of Task and Data Parallelism: A Coordination-Based Approach

      • Manuel Díaz, Bartolomé Rubio, Enrique Soler, José M. Troya
      Pages 173-182

    3. Parallel and Distributed Computational Fluid Dynamics: Experimental Results and Challenges

      • M. J. Djomehri, R. Biswas, R. F. Van der Wijngaart, M. Yarrow
      Pages 183-193

    4. Parallel Congruent Regions on a Mesh-Connected Computer

      • Chang-Sung Jeong, Sun-Chul Hwang, Young-Je Woo, Sun-Mi Kim
      Pages 194-203

    5. Can Scatter Communication Take Advantage of Multidestination Message Passing?

      • 1Mohammad Banikazemi, Dhabaleswar K. Panda
      Pages 204-211
Back to top

About this book

This book constitutes the refereed proceedings of the 7th International Conference on High Performance Computing, HiPC 2000, held in Bangalore, India in December 2000. The 46 revised papers presented together with five invited contributions were carefully reviewed and selected from a total of 127 submissions. The papers are organized in topical sections on system software, algorithms, high-performance middleware, applications, cluster computing, architecture, applied parallel processing, networks, wireless and mobile communication systems, and large scale data mining.
Back to top

Keywords

Back to top

Editors and Affiliations

  • DAC-UPC,Computer Architecture Department, Technical University of Catalonia, Barcelona, Spain

    Mateo Valero

  • Department of EE-Systems Computer Engineering Division, University of Southern California, Los Angeles, USA

    Viktor K. Prasanna

  • Indian Institute of Science, Bangalore, India

    Sriram Vajapeyam

Back to top

Bibliographic Information

Back to top

Publish with us

Policies and ethics

Back to top
Access via your institution

Buy it now

eBook USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Other ways to access

Search

Navigation