Skip to main content
SpringerLink
Log in

Asynchronous System-on-Chip Interconnect

  • Book
  • © 2002

Overview

Authors:
  1. John Bainbridge

    1. Department of Computer Science, University of Manchester, Manchester, UK

    View author publications

    You can also search for this author in PubMed   Google Scholar

Part of the book series: Distinguished Dissertations (DISTDISS)

This is a preview of subscription content, log in via an institution to check access.

Access this book

Log in via an institution
eBook USD 16.99 USD 39.99
Discount applied Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book USD 16.99 USD 54.99
Discount applied Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Other ways to access

Licence this eBook for your library

Institutional subscriptions

Table of contents (10 chapters)

  1. Front Matter

    Pages i-xvii
    Download chapter PDF

  2. Introduction

    • John Bainbridge
    Pages 1-7

  3. Asynchronous Design

    • John Bainbridge
    Pages 9-21

  4. System Level Interconnect Principles

    • John Bainbridge
    Pages 23-30

  5. The Physical (Wire) Layer

    • John Bainbridge
    Pages 31-40

  6. The Link Layer

    • John Bainbridge
    Pages 41-59

  7. Protocol Layer

    • John Bainbridge
    Pages 61-70

  8. Transaction Layer

    • John Bainbridge
    Pages 71-81

  9. MARBLE: A Dual-Channel Split Transfer Bus

    • John Bainbridge
    Pages 83-100

  10. Evaluation

    • John Bainbridge
    Pages 101-114

  11. Conclusion

    • John Bainbridge
    Pages 115-122

  12. Back Matter

    Pages 123-139
    Download chapter PDF
Back to top

Keywords

About this book

Asynchronous System-on-Chip Interconnect describes the use of an entirely asynchronous system-bus for the modular construction of integrated circuits. Industry is just awakening to the benefits of asynchronous design in avoiding the problems of clock-skew and multiple clock-domains, an din parallel with this is coming to grips with Intellectual Property (IP) based design flows which emphasise the need for a flexible interconnect strategy. In this book, John Bainbridge investigates the design of an asynchronous on-chip interconnect, looking at all the stages of the design from the choice of wiring layout, through asynchronous signalling protocols to the higher level problems involved in supporting split transactions. The MARBLE bus (the first asynchronous SoC bus) used in a commercial demonstrator chip containing a mixture of asynchronous and synchronous macrocells is used as a concrete example throughout the book.

Authors and Affiliations

  • Department of Computer Science, University of Manchester, Manchester, UK

    John Bainbridge

Bibliographic Information

Publish with us

Policies and ethics

Back to top

Search

Navigation