Skip to main content
SpringerLink
Log in

Application-Specific Mesh-based Heterogeneous FPGA Architectures

  • Book
  • © 2011

Overview

Authors:
  1. Husain Parvez

    1. Paris VI, Laboratoire LIP6, Department SoC, Equipe CIAN, Universite Pierre et Marie Curie, Paris, France

    View author publications

    You can also search for this author in PubMed   Google Scholar

  2. Habib Mehrez

    1. Paris VI, Laboratoire LIP6, Université Pierre et Marie Curie, Paris, France

    View author publications

    You can also search for this author in PubMed   Google Scholar

  • Presents a new exploration environment for mesh-based, heterogeneous FPGA architectures
  • Describes state-of-the-art techniques for reducing area requirements in FPGA architectures
  • Enables reduction in power required and increase in performance
  • Includes supplementary material: sn.pub/extras

This is a preview of subscription content, log in via an institution to check access.

Access this book

Log in via an institution
eBook USD 84.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book USD 109.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Other ways to access

Licence this eBook for your library

Institutional subscriptions

Table of contents (8 chapters)

  1. Front Matter

    Pages i-xvii
    Download chapter PDF

  2. Introduction

    • Husain Parvez, Habib Mehrez
    Pages 1-8

  3. State of the art

    • Husain Parvez, Habib Mehrez
    Pages 9-30

  4. Heterogeneous FPGA Exploration Environment

    • Husain Parvez, Habib Mehrez
    Pages 31-60

  5. FPGA Layout Generation

    • Husain Parvez, Habib Mehrez
    Pages 61-75

  6. ASIF: Application Specific Inflexible FPGA

    • Husain Parvez, Habib Mehrez
    Pages 77-101

  7. ASIF using Heterogeneous Logic Blocks

    • Husain Parvez, Habib Mehrez
    Pages 103-117

  8. ASIF Hardware Generation

    • Husain Parvez, Habib Mehrez
    Pages 119-137

  9. Conclusion and Future Lines of Research

    • Husain Parvez, Habib Mehrez
    Pages 139-144

  10. Back Matter

    Pages 145-150
    Download chapter PDF
Back to top

Keywords

About this book

This book presents a new exploration environment for mesh-based, heterogeneous FPGA architectures. It describes state-of-the-art techniques for reducing area requirements in FPGA architectures, which also increase performance and enable reduction in power required. Coverage focuses on reduction of FPGA area by introducing heterogeneous hard-blocks (such as multipliers, adders etc) in FPGAs, and by designing application specific FPGAs. Automatic FPGA layout generation techniques are employed to decrease non-recurring engineering (NRE) costs and time-to-market of application-specific, heterogeneous FPGA architectures.

Authors and Affiliations

  • Paris VI, Laboratoire LIP6, Department SoC, Equipe CIAN, Universite Pierre et Marie Curie, Paris, France

    Husain Parvez

  • Paris VI, Laboratoire LIP6, Université Pierre et Marie Curie, Paris, France

    Habib Mehrez

Bibliographic Information

  • Book Title: Application-Specific Mesh-based Heterogeneous FPGA Architectures

  • Authors: Husain Parvez, Habib Mehrez

  • DOI: https://doi.org/10.1007/978-1-4419-7928-5

  • Publisher: Springer New York, NY

  • eBook Packages: Engineering, Engineering (R0)

  • Copyright Information: Springer New York 2011

  • Hardcover ISBN: 978-1-4419-7927-8

  • Softcover ISBN: 978-1-4899-8788-4

  • eBook ISBN: 978-1-4419-7928-5

  • Edition Number: 1

  • Number of Pages: XVII, 150

  • Topics: Circuits and Systems, Electronics and Microelectronics, Instrumentation

Publish with us

Policies and ethics

Back to top

Search

Navigation